

Advanced Analog Integrated Circuits


MOS Switches

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu




Copyright © 2016 by Bernhard Boser



MOS Switches





Ideal Track and Hold



Sampling versus Charge Processing




Sampling

- Input varies (often rapidly)




Charge Processing (SC)

- Input ~constant




Signal Nomenclature


Continuous Time Signal





T/H Signal
("Sampled Data Signal")





Clock



Discrete Time Signal



MOS Sample & Hold (Track & Hold)



Advanced Analog Integrated Circuits


Switch Nonidealities

Bernhard E. Boser

University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Nonidealities

- Ron finite, tracking BW
- Tracking nonlinearity
- Signal dep sampling time


• Thermal noise




• Clock jitter

• Hold feed-through




• Leakage





• Charge injection







Switch on-resistance






Signal Dependent on-resistance





Hold-Mode Feedthrough



Hold-Mode Leakage




Gate Leakage






- 65nm CMOS: $\sim 1\text{V/ms}$ droop
 - Addressed in sub-65nm technologies with high-k dielectrics


Ref: A. Annema et al, "Analog circuits in ultra-deep-submicron CMOS," IEEE JSSC, Jan. 2005, pp. 132-43.



Thermal Noise



Clock Jitter




$$\Delta V_{in} \cong \frac{dV_{in}}{dt} \cdot \Delta t$$

Advanced Analog Integrated Circuits



Charge Injection and Clock Feedthrough

Bernhard E. Boser
University of California, Berkeley
boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




① Charge Injection and Clock Feedthrough ②





Extreme Cases:

- slow $T_f \gg \tau$
- fast $T_f \sim \tau$




Slow Gating



Slow Gating Model

$$\phi = V_{in} + V_{TH}$$



$$V_{out} = V_{in} - \Delta V_{out}$$

$$= V_{in} - \frac{C_{ox}}{C_{ox} + C_L} \cdot (V_{in} - V_{TH} - \phi_L)$$

$\phi_L = V_{SS}$


$$= V_{in} (1 + \epsilon) + V_{os}$$

$$\epsilon = - \frac{C_{ox}}{C_{ox} + C_L}$$


$$V_{os} = \epsilon \cdot (V_{TH} + \phi_L)$$

E.g. $C_{ox} = 1 \text{ pF}$ $\phi_L = 0 \text{ V}$ $V_{TH} = -0.5 \text{ V}$ $C_L = 1 \text{ fF}$



$$\epsilon = -0.2\% \quad V_{os} = -0.9 \mu\text{V} \quad C_{ox} = 2 \text{ pF}$$




Fast Gating



Charge Split Ratio α




Ref: G. Wegemann et al, "Charge injection in analog MOS switches," IEEE JSSC, June 1987, pp. 1091-7.



Slow Switching or Fast Switching?



Fast Gating Model



$$V_{out} = V_{in} - \frac{C_{ol}}{C_{ol} + C_H} (\phi_H - \phi_L) + \frac{Q_{off}}{2 C_H}$$

$$Q_{off} = -WL C_{ox} (\phi_H - V_{in} - V_{TH})$$

$$\epsilon = \frac{WL C_{ox}}{2 C_H}$$

$$V_{os} = - \frac{C_{ol}}{C_{ol} + C_H} (\phi_H - \phi_L) - \frac{WL C_{ox}}{2 C_H} (\phi_H - V_{TH})$$


E.g. $C_H = 1 \text{ pF}$

$\phi_H - \phi_L = 1.0 \text{ V}$ $V_{TH} = .75 \text{ V}$ $W = 20 \mu\text{m}$ $L = 1 \mu\text{m}$



~~$WL C_{ox}$~~ $WL C_{ox} = 2 \text{ fF}/\mu\text{m}^2$

$$\epsilon = 2\%$$

$$V_{os} = -30 \text{ mV}$$



Fast \rightarrow Slow Gating Errors




Technology Scaling

g

$$\Delta V \propto \frac{Q_{CH}}{C_{CH}} \propto \frac{C_{GS}}{C_{CH}} \propto \frac{1}{C_{CH} \cdot f_T}$$

$$f_s \propto \frac{1}{R_{on} \cdot C_{CH}} \propto \frac{1}{L \cdot C_{CH}}$$

$$f_s \propto \frac{\Delta V}{f_T \cdot L}$$



Advanced Analog Integrated Circuits


Mitigating Charge Injection Error

Bernhard E. Boser

University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




Mitigating Charge Injection Error

1) Charge Cancellation

2) CMOS switch


3) Diff Sampling




=> make charge inj. a

Common mode signal



Charge Cancellation



Ref: Ch. Eigenberger et al, "Dummy Transistor compensation of analog MOS switches," JSSC Aug 1989, pp. 1140-6.




Charge Cancellation Example




- ~ 6-Bit accuracy

Ref: M. Choi et al, "A 6-b 1.3-Gsample/s A/D converter in 0.35mm CMOS." JSSC Dec 2001, pp. 1847-58.



CMOS Switch



$$Q_{chn} = -W_n L_n C_{ox} (\Phi_{\#} - V_{in} - V_{TN})$$


$$Q_{chp} = +W_p L_p C_{ox} (-\Phi_{\#} + V_{in} - |V_{TP}|)$$

fast gates, 50/50 split:

$$\frac{C_{ox}}{C_{\#}} \left(V_{in} - \frac{\Phi_{\#} - \Phi_{\#}}{2} + \frac{V_{TN} - |V_{TP}|}{2} \right)$$

(Note: The diagram includes handwritten annotations: 'BAD' with a crossed-out symbol, and arrows pointing to the terms in the equation above.)

Differential Sampling




$$V_{o1} = (1 + g_{m1}) V_{i1} + V_{os1} \leftarrow$$

$$V_{o2} = (1 + g_{m2}) V_{i2} + V_{os2} \leftarrow$$

$$V_{od} = \left(1 + \frac{g_{m1} + g_{m2}}{2} \right) V_{id}$$

$$V_{oe} = \left(\quad \quad \quad \right) V_{ie} + \frac{V_{os1} + V_{os2}}{2}$$



Advanced Analog Integrated Circuits


Clock Bootstrapping

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser





Clock Bootstrapping




A. Abo, "Design for Reliability of Low-voltage, Switched-capacitor Circuits," PhD Thesis, UC Berkeley, 1999.

Input and Clock Waveforms




Booster Circuit





$$R_{on} \cong \frac{1}{\mu_n C_{ox} \frac{W}{L} \left\{ \frac{C_3}{C_3 + C_{par}} V_{DD} - \frac{C_{par}}{C_3 + C_{par}} V_{in} - V_{TN}(V_{in}) \right\}}$$

(square law model)




Booster Performance Example



- Good to ~ 10 Bits

Ref: S. Louwsma et al, "A 1.35 GS/s, 10 b, 175 mW time-interleaved AD converter in 0.13 μ m CMOS", JSSC April 2008, pp. 778-86.



Advanced Analog Integrated Circuits


Bottom Plate Sampling

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




Bottom Plate Sampling




- References

- D. G. Haigh and B. Singh, “A switching scheme for SC filters which reduces the effect of parasitic capacitances associated with switch control terminals,” ISCAS 1983, pp. 586-9.
- K.-L. Lee and R. G. Meyer, “Low-distortion switched-capacitor filter design techniques,” IEEE JSSC, Dec 1985, pp. 1103-13.




1) Sample





$$\Delta Q_2 = \frac{1}{2} W L C_{ox} \cdot (\Phi_H - V_{TN})$$

$\neq f(V_i)$


$$V_o = V_{in} + \frac{\Delta Q}{C_{\#}}$$



2) Disconnect C_H



Charge at Node X



$$Q_X = -C_H \cdot V_i$$


$$+ \Delta Q_1 - \Delta Q_1 \rightarrow \emptyset$$

$$- \Delta Q_2 \rightarrow \text{const.}$$

$$\neq f(V_i)$$



Open-Loop Charge Processing




non linear


$$Q_x = -C_H \cdot V_c - \Delta Q_2$$

$$Q_x = \frac{C_H + C_{par}}{C_H + C_{par}} \neq f(Q_i)$$


gain error



Closed-Loop Charge Processing




1st order
 • no gain error
 • no disto.




Charge Conservation Analysis

$$Q_{x1} = - C_1 v_{in} - \Delta Q_2 + Q_2 C_f.$$




Cancelling the Offset: Fully Differential



$$V_{od} = \frac{C_s}{C_f} \cdot V_{id}$$

$$V_{xe} = \frac{\Delta Q_2 + C_f \cdot V_{oc} - C_s \cdot V_{ie}}{C_s + C_f}$$



Advanced Analog Integrated Circuits


Sampling Network

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




SC Gain with Common-Mode Cancellation



Ref: S. H. Lewis and P. R. Gray, "A pipelined 5 MSample/s 9-bit analog-to-digital converter," IEEE JSSC Dec 1987, pp. 954-61.




Flip-Around T/H





Ref: W. Yang et al, "A 3-V 340-mW 14-b 75-MSample/s CMOS ADC with 85-dB SFDR at Nyquist input," IEEE JSSC Dec 2001, pp. 1931-36.


- + β larger
- $g_m = 1$
- $V_{ic} \neq$





Sampling Network Design



Ref: Y.-M. Lin et al., "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-um CMOS," IEEE JSSC April 1991, pp. 628-36.



Realization of Shorting Switch



Advanced Analog Integrated Circuits

Capacitors




Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu



Copyright © 2016 by Bernhard Boser



Capacitors




MIM





Ref: C. H. Ng et al, "MIM capacitor integration for mixed-signal/RF applications," IEEE Trans ED, July 2005, pp. 1399-1409.

Ref: R. Aparicio et al, "Capacity Limits and Matching Properties of Integrated Capacitors," IEEE JSSC, March 2002, pp. 384-93.

1 - 20 pF / μm^2



Capacitor Top and Bottom Parasitics



Connection of Capacitors

